This is an old revision of the document!

Execution time dependencies:

1. Core clock
2. Bus clock / GPIO access
3. Compiler optimization
4. Flash wait states / Flash accelerator
5. Cache
6. ITCM / DTCM

Master clock out pin, MCO

Read advice about interupt latency in https://www.electronicproducts.com/an-overview-of-the-arm-cortex-r5-core/#